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Abstract
We report an electron-beam based method for the nanoscale patterning of the poly(ethylene
oxide)/LiClO4 polymer electrolyte. We use the patterned polymer electrolyte as a high ca-
pacitance gate dielectric in single nanowire transistors and obtain subthreshold swings com-
parable to conventional metal/oxide wrap-gated nanowire transistors. Patterning eliminates
gate/contact overlap which reduces parasitic effects and enables multiple, independently con-
trollable gates. The method’s simplicity broadens the scope for using polymer electrolyte
gating in studies of nanowires and other nanoscale devices.
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Polymer electrolytes1 and III-V nanowire transistors2,3 are two exciting outcomes of recent
research on nanoscale devices and novel electronic materials. A polymer electrolyte typically con-
sists of a salt dissolved in a solid polymeric matrix, e.g., LiClO4 in poly(ethylene oxide) (PEO);4
they are commonly used as a gate dielectric in organic field-effect transistors. The electric field re-
sulting from a voltage applied to the gate drives motion of Li+ and ClO–4 ions through the polymer
matrix to form an electric double layer (EDL) at the gate/insulator and insulator/channel interfaces.
EDL formation effectively transfers the gate charge to ∼ 1 nm away from the channel,5 produc-
ing the high dielectric constants and specific capacitances for which polymer electrolyte gate di-
electrics are known.1 The benefits of reduced operating voltages6 and enhanced carrier density7
that polymer electrolytes bring to organic transistors have seen them applied to one-dimensional
nanomaterials also; first with carbon nanotubes,8–10 and more recently, with self-assembled InAs
nanowires.11 The latter is part of a broader quest to improve electrostatic gate control in nanowire-
based devices, both for fundamental transport studies and potential nanowire device applications.
The first nanowire transistors were gated using a SiO2-coated, degenerately-doped Si substrate;
though effective, this approach provides no local control over carrier density.12 Subsequent work
led to patterned local gating of laterally-oriented nanowires via electrodes both under13 and over14
the nanowire, and more recently, with a concentric ‘wrap-gate’.15,16 Wrap-gates provide more
homogeneous carrier depletion and better gate/channel coupling,17 give improved subthreshold
characteristics and reduced operating voltage,15,16,18 and enable more controllable devices for fun-
damental studies of 1D transport.19–21
Liang and Gao’s use of a PEO/LiClO4 polymer electrolyte gate spin-coated over an InAs
nanowire provides a simpler route to lateral wrap-gated nanowire transistors;11 however, a key lim-
itation resides in a lack of methods for nanoscale patterning of polymer electrolytes. Patterning the
polymer electrolyte is desirable to avoid it overlapping the source/drain contacts, which can lead
to parasitic capacitance, leakage currents and contact corrosion.1 It also enables independent con-
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tacting of multiple devices on the same chip. The micron-scale resolution of established polymer
electrolyte deposition methods, e.g., ink-jet printing,22,23 injection into microfluidic channels10
and photolithography,24 presently limits the use of polymer electrolytes in nanowire transistors,
where 200 nm - 3 µm channel lengths are typical. Here we report the development of a process for
electron-beam patterning of the PEO/LiClO4 polymer electrolyte, and demonstrate the versatility it
provides by making nanoscale-patterned single and double electrolyte-gated nanowire transistors.
This nanoscale patterning capability enables us to produce multiple independent devices, each with
multiple independently controllable electrolyte gates, on a single chip.
Electron Beam Lithography (EBL) is a widely used tool for nanoscale patterning; it relies on
using electron-induced chain scission/crosslinking to locally alter the solubility of a polymeric
‘resist’ layer in a ‘developer’ solution. PEO can be crosslinked by exposure to energetic elec-
trons, which makes these regions comparatively insoluble in developers such as tetrahydrofuran,
methanol and H2O; as such PEO is a negative-tone EBL resist, though not widely used practically.
Krsko et al. first demonstrated EBL of PEO,25 with feature sizes down to ∼ 200 nm achieved
soon thereafter.26 These works used PEO with molecular weights (MW) of 6.8 and 200 k without
any added salts, and 10 keV electrons at doses 1− 200 C/m2. In implementing EBL-patterning
of a polymer electrolyte there are some new concerns that arise, e.g., whether the added salt ei-
ther captures incident electrons or adversely affects electron-induced crosslinking, and whether the
cross-linked PEO remaining after development has sufficient ionic mobility to produce a functional
device. While EBL patterning of salt-doped PEO for nanoscale functional polymer electrolyte
gates has not been previously demonstrated, prior research suggests its viability, e.g., electron-
beam crosslinking has been used to enhance ionic conductivity in solid polymer electrolytes for
battery applications.27,28
Polymer electrolytes were formed by mixing PEO (Aldrich, MW 100 k) and LiClO4 ·3 H2O
(Aldrich) in polymer:salt ratios of 10 : 1, 8 : 1 and 2.4 : 1 by sonication in 10 mL of methanol.
The resulting mixture was left standing at room temperature overnight to precipitate out large
particulates, with the supernatant used for deposition. The solution was spun onto the sample
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Figure 1: (a/b) Optical micrographs of PEO/LiClO4 patterned by EBL into 50 µm-long lines of
defined width wd = 100, 150, 200, 300, 400, 500, 750, 1000 and 2000 nm. The dose in (a) was
4 C/m2, and the measured line width saturates below defined widths of 500 nm. The dose in
(b) was 1 C/m2: low doses occasionally resulted in pattern distortion during development. (c/d)
Atomic force micrograph of 4 µm-long lines of defined width 100 nm, with doses of 0.5, 1, 2, 3
and 4 C/m2 with polymer:salt ratios of (c) 10 : 1 and (d) 2.4 : 1. All patterns are on Si substrates.
The black scale bars represent 15 µm. Cross-sectional line scans of (c/d) are shown in Fig. S1 of
the supplementary information.
at 4000 rpm for 60 s and the sample was then baked on a hot-plate at 90◦C for 30 mins. The
resulting film was EBL patterned using either an FEI Sirion for preliminary experiments (Fig. 1),
or a Raith 150-Two for nanowire device fabrication (Figs 2-4). Patterning was performed using
a 5 kV accelerating voltage and beam currents of 20−25 pA under high vacuum. The patterned
films were developed in deionized water at room temperature for ∼ 30 s and dried with N2 gas.
The optical micrograph in Fig. 1(a) shows 10 : 1 PEO/LiClO4 patterned at an electron dose
d = 4 C/m2 into lines with different defined line widths, aimed at establishing the patternability
of PEO/LiClO4 films using EBL, and an initial assessment of resolution limit. Pattern broaden-
ing is common for negative tone EBL resists and is caused by the proximity effect – the same
physics produces the undercut profile for positive tone EBL resists such as polymethylmethacry-
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late (PMMA).29,30 This means that the final pattern dimensions can be significantly greater than
the region scanned by the electron beam. Thus, two line widths are important: the ‘defined’ line
width, wd , as written by the electron beam, and the measured line width after development, wm,
which we take as the full width at half maximum determined by atomic force microscopy. The
proximity effect can also result in wm depending strongly on dose: This is suggested in Fig. 1(a),
where there is a clear difference in measured line width wm for wider lines (wd = 750−2000 nm)
but wm saturates for wd 6 500 nm with d = 4 C/m2. We used atomic force microscopy to study the
effects that electron dose, polymer:salt ratio and substrate material have on the shape and dimen-
sions of structures remaining after development.
Figures 1(c/d) show wd = 100 nm lines exposed at d = 0.5− 4 C/m2 for two polymer:salt
ratios 10 : 1 (Fig. 1(c)) and 2.4 : 1 (Fig. 1(d)). Focussing first on dose, in Fig. 1(c) wm decreases
continuously from 1.2 µm to 820 nm as d is reduced from 4 C/m2 to 0.5 C/m2. This is expected
for proximity effect controlled line-width. Looking more closely at the base-broadening, the width
at the substrate can be up to 2×wm, but the profiles in Fig. 1(c) show that most of the broadening
occurs for heights < 50 nm above the substrate surface. This suggests the broadening arises due to
surface effects, and as such, the base width may be controllable with surface treatments; we will
address this in future work. The reduction of wm with lower d would imply that minimizing d is
most optimum but there are two additional factors that weigh against this: line height and surface
adhesion. First and foremost, the line height h in Fig. 1(c) decreases with d, from h = 350 nm
at d = 4 C/m2 to 150 nm at 0.5 C/m2. This aspect is particularly crucial to the application in
nanowire transistors because for a nanowire of radius R the electrolyte gate needs to have h >
2R after development to cover the nanowire without discontinuity. This height-dose relationship
sets an absolute minimum dose for patterning. Additionally, surface adhesion of the patterned
PEO encourages further increases in dose. Figure 1(b) shows an issue that frequently arises for
d 6 1 C/m2. Here the exposed PEO is insufficiently crosslinked to prevent detachment of defined
lines from the substrate; the significant line deformation arises from unrestrained swelling of the
PEO due to H2O uptake during development.25 This problem becomes particularly prevalent for
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wd < 100 nm.
Small changes in polymer:salt ratio, e.g., from 10 : 1 to 8 : 1, produced little appreciable pattern
change, but as Fig. 1(d) shows, wm and h reduce substantially for a larger increase in salt content
to 2.4 : 1. This suggests that ionic capture of incident electrons at the expense of crosslinking
occurs; this can be mitigated to some extent by an increase in dose. Comparing the left-most line
in Fig. 1(c) with the right-most line in Fig. 1(d) suggests that a 5× increase in salt content requires
a 8× increase in dose. Finally, we find that wm for a given wd and d combination improves by up
to 200 nm on moving from a Si substrate with native oxide only to an n+-Si substrate capped with
100 nm thermal oxide and 10 nm HfO2 deposited by atomic layer deposition. The line detach-
ment effect in Fig. 1(b) also becomes less prevalent for the HfO2/SiO2-capped substrates used in
nanowire processing. These improvements may be due to improved adhesion of PEO to the sub-
strate surface and modification of the electron beam interaction volume due to the layered oxide
structure,31 combined with the much higher electrical conductivity of the underlying Si. There may
be scope for further improvement in resolution, e.g., with added reagents for controlling crosslink-
ing. A line width of 500 − 1000 nm is sufficient to gate the 3 − 6 µm long InAs nanowires
we use here without electrolyte/contact overlap, so we leave this further process development for
future work and now turn to the nanowire devices.
Figures 2(a/b) show a nanowire transistor incorporating a single polymer electrolyte gate (PE)
connected to two Ni/Au gate electrodes (G1 and G2). The second electrode was used to test
whether the electrode-nanowire separation, SG1 or SG2, influences PE gate operation; electrodes
G1 and G2 are separated from the nanowire by SG1 = 1 µm (fixed) and SG2 = 1− 4 µm (varied
between devices), respectively. The PE gate has a polymer:salt ratio of 10 : 1 and was written with
wd = 100 nm and d = 1 C/m2, giving a strip with wm = 650 nm and h∼ 130 nm. Figure 2(c) shows
the source-drain current Isd versus PE gate voltage Vg for seven different source-drain biases Vsd
between 1 and 7 mV with Vg applied to G1 (solid lines) and at Vsd = 2 mV with Vg applied to G2
(dashed line). In all experiments, the electrode that did not have Vg applied was kept at ground -
however there was no major difference to the transfer characteristics if this electrode was floated
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(see Supplementary Figure S2(a)). There is hysteresis in the gate characteristics, as we show in
Fig. 2(d) and discuss further below. Hence for the data in Fig 2(c) we only show data obtained for
one sweep direction: from positive Vg towards more negative Vg. Considering data for Vg applied to
G1 first, we obtain a subthreshold swing of 271 mV/decade for data in Fig. 2(c). Across 12 devices
studied so far with 10 : 1 polymer:salt ratio (a total of 22 working gates) we obtain an average
subthreshold swing 307 ± 33 mV/decade. The average threshold voltage was +0.16±0.06 V at
Vsd = 2 mV across the 12 devices. We now look at the influence of the separation between the gate
electrode and the nanowire on the transistor characteristics. For the device measured in Fig .2(d),
SG1 = 1 µm and SG2 = 2 µm. Despite this difference, the gate characteristics in Fig. 2(c) are very
similar with almost identical subthreshold swing. We find this same behaviour across many devices
where SG2 ranges from 1 µm to 4 µm (see Supplementary Figure S2(b)). The lack of dependence
of the sub-threshold swing on gate electrode to nanowire separation is not surprising; for an ideal
EDL, Vg drops across the nanowire/electrolyte and electrode/electrolyte interfaces, not across the
electrolyte itself. The result is that the steady state gate capacitance – and thereby the subthreshold
swing – is independent of the electrode-nanowire separation. Note that the polymer electrolyte is
not electronically conductive; Fig. 2(c) (inset) shows a plot of current through the PE gate Ig versus
potential difference between electrodes G1 and G2 VG1−G2 demonstrating a negligible electronic
conductivity despite a significant ionic conductivity.
Gate hysteresis is a common issue for transistors incorporating polymer electrolyte gate di-
electrics. It normally arises due to the finite ionic mobility of the polymer electrolyte, since ions
need to drift through the polymer to re-establish electrostatic equilibrium at the EDLs when the
voltage on the gate electrode is altered. This hysteresis will depend on properties of the poly-
mer electrolyte, but also on the distance between the gate electrode and transistor channel. On
its own, the delay imposed by ion migration means that Isd for sweeps from positive (negative)
to negative (positive) gate voltages will be higher (lower) than otherwise expected, producing a
counter-clockwise hysteresis loop. Figure 2(d) shows extended Isd vs Vg traces for G1 (solid red
line) and G2 (dashed purple line) for a device with SG1 = 1 µm and SG2 = 4 µm. Two interesting
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features are evident. First, neither gate trace follows a simple, counter-clockwise cyclical loop; in-
stead they take a ‘figure of 8’ form that indicates possible additional contributions to the hysteresis.
One additional contribution may be charge trapping by nanowire surface states,18,32 which would
depend on the exact nature of the InAs/PEO interface. Second, aside from the ‘virgin’ behavior in
the initial positive ramp of G1, the hysteresis traces for G1 and G2 are identical, despite the factor
of 4 difference between SG1 and SG2. While the gate response is not identical for all devices, there
is no clear relation between the magnitude of the hysteresis and SG2. This also points to contri-
butions other than ionic mobility to the hysteresis, and suggests that these other contributions are
dominant. Indeed, much smaller hysteresis loops are typically seen in organic transistor and carbon
nanotube devices with PEO/LiClO4 gate dielectrics.10,33 We characterise the hysteresis further in
the Supplementary Information, but most notably, the hysteresis can be reduced significantly by
sweeping over a smaller gate range and/or at a lower rate. Determining the relative contributions
of ionic mobility, surface states and other possible contributions to the gate hysteresis is beyond
the scope of this work, but would be an interesting subject for future studies.
We now consider the effect of increased salt content on the device structure in Fig. 2(a/b). The
first place where this presents an effect is in device fabrication. Unlike the test structures in Fig. 1,
here we need to precisely align the PE gate to the gate electrodes and nanowire, and this is done by
briefly viewing metal alignment markers on the substrate immediately prior to EBL patterning to
ensure correct pattern alignment. Increasing the polymer:salt ratio to 8 : 1 makes the PEO/LiClO4
film opaque to the electron beam, resulting in difficulties in pattern alignment and thereby dramat-
ically reducing device yield. Interestingly, increasing the polymer:salt ratio to 2.4 : 1 returns some
of the PEO/LiClO4 film’s transparency to an electron beam – we explain this below. The second
place where we see a salt concentration effect is in the electrical characteristics. Despite reduced
yield, we successfully measured four devices at 8 : 1 obtaining an average subthreshold swing of
286 ± 45 mV/decade from eight gates, and four devices at 2.4 : 1 obtaining an average subthresh-
old swing of 431 ± 53 mV/decade from eight gates measured. Both the maximal electron beam
opacity of the PEO/LiCLO4 film and maximal subthreshold swing at intermediate polymer:salt
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ratio can be explained by the ‘ionic conductivity peak’ observed as a function of salt concentra-
tion;34 this peak typically occurs at 8 : 1.35 Thus we have concluded that a 10 : 1 polymer:salt ratio
offers the best compromise between patternability and device performance for the remainder of
this work.
Comparing the performance of our PE gated devices to other nanowire transistors, our typical
subthreshold swing of ∼ 300 mV/decade compares very favorably with substrate-gated nanowire
transistors, where subthreshold swings of order 1− 4 V/decade are typical.15 The performance
is also competitive with metal/oxide wrap-gated nanowire transistors, where subthreshold swings
typically range from 100 to 750 mV/decade.15,18,36–39 This is particularly impressive as the poly-
mer electrolyte does not completely wrap around the nanowire in our devices, unlike in Ref.11
where a HF etch was used to ‘undercut’ the nanowire to provide access for the PEO/LiClO4 film.
This undercut etch was impractical to implement here as our HfO2 cap layer is much more resistant
to HF etching than SiO2;15 this step could easily be implemented for substrates with a thermally
grown SiO2 layer alone.
A concern that could be raised is that closely positioned, biased metal electrodes can also influ-
ence nanowire conduction.40 Since we observed evidence for some electron capture by Li+ ions at
the patterning stage, the question that naturally follows is: To what extent does the direct coupling
of the metal electrodes to the nanowire contribute to modulation of Isd with Vg? For example, is
it that Li+ ions are neutralized by incident electrons during EBL such that ionic conduction is a
co-contributor with electrostatic repulsion via the gate electrodes, rather than the dominant con-
tributor to channel depletion? The black dot-dash trace in Fig. 2(c) shows the characteristics for a
device like that in Fig. 2(a/b), but without any PEO/LiClO4. At Vg =−0.4 V the bare electrode has
only reduced Isd by a factor of 2 compared to factor of > 102 for the PE-gated device. Pinch-off
can be achieved with a bare electrode, but it requires Vg ∼ −3 V with SG2 = 1 µm and a much
more negative Vg at greater electrode-nanowire separations. This is expected, since there is no
EDL formation for bare electrode gating. The behavior of the bare electrode suggests that EDL
formation is the dominant contributor to channel depletion in devices with a polymer electrolyte,
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despite any ionic mobility loss or neutralization that may arise from the EBL process. We confirm
this via one final test with our dual PE-gated devices, which we now discuss.
Figures 3(a/b) show a PE-gated device with two independent gates. Here, we have located the
electrodes G1 and G2 such that their direct electrostatic coupling to the nanowire is screened by
the source/drain contacts. This ensures that all depletion in this device arises from EDL formation
by ion migration in the polymer electrolyte, which had polymer:salt ratio 10 : 1. Figure 3(c) shows
Isd versus Vg for G1 with G2 grounded (solid lines) and G2 with G1 grounded (dashed lines) for
several different Vsd . The characteristics for the two gates are similar, with G1 and G2 giving
subthreshold swings of 332 and 321 mV/decade, respectively. These values are within error for
the average values obtained from the single gate devices; this demonstrates that direct coupling to
the metal electrodes makes a negligible contribution to depletion and that consistent performance
can be obtained from our PE gate structures. The dotted line in Fig. 3(c) shows the characteristics
obtained when Vg is applied to both G1 and G2 simultaneously. The subthreshold swing improves
to 192 mV/decade, suggesting that performance gains might be achieved in our single PE-gate
transistors by careful adjustment of gate width.
To better assess the control, balance and temporal stability of these gates, and gauge the po-
tential for making more complex devices, e.g., a single electron transistor, we performed a more
in-depth study of the two gates in our dual PE-gate transistor device when used within an oper-
ating range with relatively low hysteresis. This involved taking the device in Fig. 3(b) through a
‘program’ where G1 and G2 were swept together or separately between two pre-defined voltages
VA = −200 mV and VB = 0 V. The program for G1 and G2 versus time t is shown in Figs. 4(a)
and (b), respectively, with the Isd response plotted in Fig. 4(c). The full program takes 50 min,
and the program is paused after each gate sweep to check stability for 30 s (black segments). The
program produces an Isd that alternates between three distinct current states Ihigh, Imid and Ilow,
which correspond to three gate configurations: VG1 = VG2 = VB; VG1 = VA, VG2 = VB or VG1 = VB,
VG2 = VA, and VG1 = VG2 = VA. The fact that Isd = Imid for both VG1 =VA, VG2 =VB and VG1 =VB,
VG2 =VA highlights the strong electrical balance between the two nominally identical patterned PE
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gates. Further, the consistent return to Ihigh, Imid and Ilow across the program in Fig. 4 demonstrates
the stability and low gate drift of this device within this operating region.
One could equally view Fig. 4 as a demonstration of two-gate logic, where we set input states
[1, 1] (VG1 = VG2 = VB), [1, 0] (VG1 = VB, VG2 = VA), [0, 1] (VG1 = VA, VG2 = VB) and [0, 0]
(VG1 = VG2 = VA) giving either AND or OR operations as output if the threshold is set above or
below Imid , respectively. While logic is in principle possible in this device, the time response of
the polymer electrolyte gates is insufficient to be competitive for applications. The data in Fig. 4
represents the fastest operation we can presently achieve, i.e., a few mV/s, without compromising
on stability and reproducibility in Isd of the logic states. For faster sweeps, the current at each
state is less stable over the 30 s period and the value of the current at each state varies throughout
the program. This makes each state less distinct and limits the practical switching speed to less
than 1 Hz. There is some scope for improving the switching speed in future work by passiva-
tion of surface states, or engineering of the polymer electrolyte, e.g. by optimizing PEO/LiClO4
salt content or adding plasticisers/nanoparticles.41–43 While switching speeds from 1− 100 Hz
have been obtained in solid polymer electrolytes such as PEO/LiClO4, speeds up to 10 kHz can
be obtained by moving to a special class of polymer electrolytes known as ‘ion gels’.1,23,44–46
These consist of an ionic liquid, i.e., a room-temperature molten salt, dispersed in a gel matrix
typically formed using a block copolymer. A common example is 1-ethyl-3-methylimidazolium
bis(trifluoromethylsulfonyl)imide ([EMIM][TFSI]) in poly(styrene - block - ethylene oxide - block
- styrene).23 A first step may be to attempt EBL patterning of PEO-containing ion gels;24,44,46 how-
ever, it is possible these would suffer the same resolution difficulties described above. Another can-
didate may be PMMA-based ion gels:23,45 PMMA is a high resolution negative-tone resist under
very high electron doses, with feature sizes as small as 150 nm reported.47 This could potentially
solve both the resolution and switching speed problems encountered here, and lead to nanoscale
electrolyte gates with high resolution, ionic conductivity and switching speed. Nevertheless, the
patterned PEO/LiClO4 polymer electrolyte is an effective gate dielectric for applications where a
strong field is required but fast switching speeds are not.
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In conclusion, we have demonstrated electron-beam patterning of PEO/LiClO4 electrolyte that
allows gating of individual InAs nanowires with single or multiple independently controllable
gates without gate/contact overlap. The electrolyte facilitates strong gate-channel coupling; the
subthreshold swing of our devices is comparable to that of wrap-gated devices and tends to improve
with greater channel coverage. The fabrication of these devices is simpler than for wrap-gated
devices: only one extra EBL step is required compared to traditional substrate-gated nanowire
transistors. Our dual PE-gated devices exhibit independent gate control and ability to perform
basic logic operations.
Materials and methods.
Fabrication Nanowire devices were fabricated from 3 - 6 µm long, 50 nm diameter InAs
nanowires grown by MOCVD. Devices were fabricated on 0.001− 0.005 Ω.cm As-doped (100)
Si wafer (Silicon Valley Microelectronics) with a 100 nm thermal oxide and an additional 10 nm
HfO2 layer deposited by atomic layer deposition. This wafer was prepatterned with Ti/Au intercon-
nects and EBL alignment structures before being divided into smaller ‘chips’ on which nanowire
transistors were made. Nanowires were deposited by dry transfer using lab wipe. Source, drain
and gate electrodes were then defined by EBL using a Raith 150-two system. The EBL resist was
a 5% solution of 950k MW PMMA in anisole (Microchem) deposited by spin coating at 5000 rpm
followed by a 5 min hotplate bake at 180◦C, developed using a 1 : 3 mixture of methylisobutylke-
tone in 2-propanol. The electrodes consisted of 25 nm Ni and 75 nm Au deposited by thermal
evaporation, immediately after a 120 s (NH4)2Sx contact passivation step at 40◦C.48 Lift-off was
performed overnight in N-methyl-2-pyrrolidone at 80◦C. Following lift-off, a PEO/LiClO4 film
was spin-coated, baked and patterned by EBL as described in the main text to produce completed
devices, which were then packaged in LCC20 ceramic chip carriers (Spectrum) and bonded us-
ing an Au ball bonder (Kulicke & Soffa 4500). Atomic Force Microscopy (AFM) studies were
performed prior to packaging using a Dimension DI-3000 AFM in tapping mode using Veeco
OTESPA7 probes. AFM was performed in cleanroom ambient atmosphere (temperature 20◦C and
relative humidity 50−60%).
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Electrical Characterization
All electrical characterization presented here was performed at room temperature and atmo-
sphere. The source-drain current was measured using a Stanford Research Systems SRS830 lock-
in amplifier with an a.c. excitation Vsd = 1− 50 mV applied at a frequency of 73 Hz using the
internal oscillator. Gate electrodes were biased to Vg using Yokogawa GS200 or Keithley 2400
voltage sources with built-in current monitoring for tracking the gate leakage current. The gate
current Ig in the inset of Fig. 2(c) was monitored by a Keithley 6517A electrometer.
Devices were stored in the dark in vacuum between measurements to preserve the quality of the
ohmic contacts48 and polymer electrolytes. Under these conditions, device characteristics typically
remained reproducible for a period of 3 - 4 months before beginning to degrade (see Supplementary
Figure S4).
Supporting Information. Additional supporting data on line-width studies as well as device
characteristics, hysteresis and longevity. This material is available free of charge via the Internet
at http://pubs.acs.org.
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Figure 2: (a) Schematic and (b) atomic force micrograph of a polymer electrolyte-gated nanowire
transistor. The components are labeled: source (S), drain (D), nanowire (NW), polymer electrolyte
(PE) and gate electrodes (G1 and G2). The black scale bar represents a horizontal distance of 3
µm. (c) Source-drain current Isd vs gate voltage Vg with Vg applied to G1 (solid lines) and G2
(dashed line) of a device with SG2 = 2 µm, and G1 for a device with no PEO/LiClO4 (dot-dash
line). Traces are shown for Vsd = 1−7 mV. Data was obtained with a Vg sweep rate of 5 mV/s from
positive to negative. Inset to (c) shows the current Ig flowing between G1 and G2 when a voltage
VG1−G2 is applied between them. (d) Gate hysteresis at a sweep rate of sweep rate of 5 mV/s for
Vg applied to G1 (solid line) and G2 (dashed line) for a device with SG2 = 4 µm.
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Figure 3: (a) Schematic and (b) atomic force micrograph of a dual PE-gated nanowire transistor.
The source (S), drain (D), polymer electrolytes (PE) and gate electrodes (G1 and G2) are labeled.
The black scale bar represents a horizontal distance of 3 µm. (b) Source-drain current Isd vs gate
voltage Vg for the device in (a) for G1 (solid lines), G2 (dashed lines), and G1 and G2 biased
together (dot-dash line). Traces are shown for Vsd = 1,3,5,7 mV and obtained with a Vg sweep
rate of 5 mV/s.
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Figure 4: (a) Vg on G1, (b) Vg on G2 and (c) Isd vs time t with constant at Vsd = 42 mV demon-
strating independent operation of the gates on the dual polymer electrolyte-gated nanowire device.
To highlight the actions, trace segments are colored: green – G1 and G2 swept together, blue – G1
swept with G2 fixed, red – G2 swept with G1 fixed. The stability of the resulting Isd was monitored
for 30 s at the end of each sweep in the program (black sections). Gates were swept at 2 mV/s.
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